As VLSI technology features are pushed to the limit with every generation and with the introduction of new materials and increased current densities to satisfy the performance demands, Electromigration (EM) is projected to be a key reliability issue for current and future VLSI technologies. Existing EM signoff mainly relies on current densitybased assessment using Black's equation and Blech product. This model does not work well for multi-branch interconnect wires as the stresses developed in each wire segment is not independent of one another. In this paper, we present a novel and fast EM Immortality check for general multibranch interconnect trees. Instead of using current density as the key parameter as in traditional methods, the new method estimates the EM-induced stress in general multibranch interconnects based on the terminal voltages or potentials. It can be viewed as the Blech product for multibranch interconnects for fast check of EM immortality of wires. Besides, this voltage-based EM (VBEM) assessment technique can naturally comprehend the impact of the topology of the wire structure on EM-induced stress. As a result, this new VBEM analysis method is very amenable to EM violation fixing as it brings new capabilities to the physical design stage. The VBEM stress estimation method is based on the fundamental steady-state stress equations. This approach eliminates the need for complex look-up tables for different geometries and can be implemented in CAD tools very easily as we demonstrate on real design examples. We show that its solution is consistent with the physics-based dynamic EM stress evaluations from the numerical analysis by COMSOL.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org. Reliability has become a major design challenge and limiting factor for nanometer VLSI designs. Electromigration (EM) is the major failure mechanism for metal wires. It was predicted that EM failure will become more significant for interconnects in FinFET based technologies at 10nm and beyond due to increased current density and elevated heating. Traditional compact EM checking approaches such as Black's equation [1] and Blech product [2] can lead to significant over design [3] . These conservative over-design rules are not suitable for future technology scaling since more design guard bands are required for chip timing accuracy, thus such a worst-case design methodology results in inefficiency and considerable penalties in the area, performance, power, and reliability budgets. Existing EM signoff mainly relies on current density-based assessment using the very conservative Black's model. Such a model does not work well for multi-branch interconnect wires as the stresses developed in each wire segment are not independent of one another. As a result, more accurate EM modeling and analysis are required for complicated interconnect wires commonly seen in the power grid and clock networks on a chip.
Existing EM modeling and analysis techniques mainly focus on the simple straight line interconnect with two line end terminals. However, a practical integrated circuit layout often has interconnects such as clock and power grid networks with more complex structures, which typically consist of multi-branch metal segments representing a continuously connected, highly conductive metal (Cu) lines within one layer of metallization, terminating at diffusion barriers. The EM effects in those branches are not independent and they have to be considered simultaneously. Currently employed Blech length [2] (for the elimination of immortal segments) and Black's equation [1] mainly target single wires. They ignore the geometry and topology impacts on the EM failure effects.
To mitigate those problems, recently some physics-based EM analysis methods for through-silicon via (TSV) and power grid networks have been proposed based on solving the basic mass transport equations [4] [5] [6] [7] . Those models treat the resistance changes of a wire over time as the atomic concentration changes due to atomic flux. Since these proposed methods solve the basic mass transport equations using the finite element method, they can only solve for very small structures such as one TSV structure. A complicated lookup table or models have to be built for different TSVs and wire segments for full-chip power grid analysis at reduced accuracy. Alternatively, a more compact physics-based EM model was proposed recently in [8] . It is based on the hydrostatic stress diffusion equation [9] . The new model is mainly derived from a single wire. It can consider many geometry parameters like wire lengths, residual stress. The new physics-based model was also extended to consider the multi-branch interconnects based on the projected steadystate stress. But complicated equations have to be solved based on the current density of each branch. Recently, a compact EM model which can provide the time-dependent hydrostatic evolution of hydrostatic stress for multi-branch interconnect wires has been proposed [10] . But this model can only deal with a limited number of interconnect structures and cannot deal with general interconnect topologies. To further illustrate wire topology impacts on the EMinduced stress, Fig. 1 shows a T-shaped wire with the wire 3 as a stub. If one changes the stub location of the wires as shown in Fig. 1(a) (branch (1,3) is a stub if jc = 0), the projected steady state stress (maximum stress the wire can reach in steady-state) will change noticeably as shown in Fig. 1(b) . As one can see, the location of the stub in the wire can change steady-state stress at the cathode node significantly.
In this paper, we propose a novel and fast EM Immortality check for general multi-branch interconnect trees with DC current. Instead of using DC current densities as the key parameter in traditional methods, the new method estimates the EM-induced stress of general multi-branch interconnects based on the terminal voltages or potentials. Our new contributions lie below:
• We show that the new method can be viewed as the Blech product for multi-branch interconnects for fast check of EM immortality of wires and EM signoff analysis.
• We show that the voltage-based EM (VBEM) assessment technique can naturally comprehend the impact of the topology of the wire structure on EM-induced stress as it does not consider the branch related information such as branch currents anymore. This new VBEM analysis method is very amenable for EM violation fixing as it brings new design capabilities into the physical design stage. The new voltage-based EM stress estimation method is based on the fundamental stress steady-state equations.
This approach eliminates the need for complex look-up tables for different geometries and can be implemented in CAD tools very easily as we demonstrate on real design examples. Our experimental results show that the new method is consistent with the physics-based dynamic EM stress evaluations from the numerical analysis by COMSOL.
EM PHYSICS AND STRESS MODELING
EM is a physical phenomenon of the migration of metal atoms along a direction of the applied electrical field. Atoms (either lattice atoms or defects/impurities) migrate toward the anode end of metal wire along the trajectory of conducting electrons. During the migration process, hydrostatic stress generated inside the embedded metal wire due to momentum exchange between lattice atoms and conducting electrons is a prime cause of void and hillock formation at the opposite ends of the wire. Indeed, when metal wire is embedded into a rigid confinement, which is the case with interconnect metallization, the wire volume changes (induced by the atom depletion and accumulation due to migration) create tension at the cathode end and compression at the anode ends of the line. Over time, the lasting unidirectional electrical load will increase hydrostatic stress, as well as the stress gradient which acts as counter-forces for atomic migration along the metal line. In some cases, usually, when a line is long, this stress can reach a critical level, resulting in a void nucleation at the cathode and/or hillock formation at the anode end of line.
Specifically, let σ(x) denote the stress at location x, the atomic flux, Γσ, caused by the inhomogeneous distribution of the hydrostatic stress is [9] Γσ = Da kT
The atomic flux flowing toward the anode caused by electromigration effects, ΓEM , can be described by
where Da = D0exp(Ea/kT ) is the effective atomic diffusivity, Ea is the activation energy of the failure process, T is the absolute temperature and k is the Boltzmann constant. Ω is the atomic lattice volume, where e is the electron charge, eZ is the effective charge of the migrating atoms, ρ is the wire electrical resistivity, j is current density.
Steady-state EM-induced stress modeling
At the steady state, the atomic flux becomes zero, which means that Γσ = ΓEM . As a result, we have
On the other hand, the hydrostatic stress also leads to displacement of interconnect materials, which can be described as
where, u ik is the displacement and w ik is the width at k-th node on a branch between nodes i and k, and M = 1/α is the Young's modulus of the interconnect materials.
We note that equations (4) and (5) can be viewed as the atom conservation (in the sense that the total number of metal atoms will be keep the same during the migration process in the wire) in the stress kinetics. We notice that similar conservation equation was given in [8] for steadystate stress computation for multi-branch interconnects.
Transient EM-induced stress modelings
More complete modeling of transient hydrostatic stress evolution due to EM effects was proposed by Korhonen [9] . In this model, stress σ(x, t) is described by Korhonen's equation:
Here, κ = DaBΩ/kT , B is the effective bulk elasticity modulus, Ω is the atomic lattice volume. And G = eZρj Ω , where e is the electron charge, eZ is the effective charge of the migrating atoms, ρ is the wire electrical resistivity, and j is the current density. Existing physics-based models are mainly based on the solutions of Korhonen's equation [8, 10, 11] .
Normalized Length Over time, tensile (the positive) stress will be developed at the cathode node (left node) and compressive (negative) stress will be developed at the anode (right) node. The stress changes polarity in the middle of the wire. The built-up stress (its gradient) will serve as the counterforce for atomic flux. Fig. 2(b) shows stress evolution on the cathode, which reaches a steady state over time. If the highest stress at the cathode node exceeds the critical stress, then voids will be created.
In this work, we first present the compact EM model based on the solution of steady-state modeling of EM effects, which lead to the voltage-based assessment for EM failures for interconnect trees. We show that VBEM assessment is more suitable for multi-branch interconnect trees. We compare the results from voltage-based VBEM with ones from dynamic EM models to validate the new VBEM models on some complex interconnect wire structures.
VOLTAGE-BASED EM STRESS ESTIMA-TION
In this work, we first present the formula to calculate the steady-state stress for any node in a multi-branch interconnect tree based on the terminal voltage. Then we discuss several special cases. One important observation is that the stress difference between two nodes at the steady state can be expressed in terms of voltage, instead of current density [12] . To demonstrate this, we can discretize (3) in space, if we ignore the initial or residual stress, leading to
where σ k is the steady-state stress at node k, V ik is the voltage or potential difference from node i and node k. When V ik > 0, stress at node k is higher than the stress at node i (we assume that tensile stress is positive and compressive stress is negative). From (4) and (5), we have
where a k is the total area of branches connected to the node k. This equation represents the conservation in the stress kinetics. For instance, in the Fig. 3 , the area for node 1 is lawa + l b w b . For this case, (8) can be expressed as lawaσ0 + (lawa + l b w b )σ1 + l b w b σ2 = 0. We also notice that for this case, we have
(9) where A is the total areas of the branches in the wire. By considering (7), we can compute the stress for any node i in terms of all the node voltages with respect to the node i:
where
k is the nodal voltage at node k with respect to node i (node i is treated as the reference node).
If we select the reference node as the ground node (with zero voltage), then the stress at the ground node can be expressed as
where, V k is the normal nodal voltage (with respect to ground node g) at the node k in the wire. Note that the ground voltage typically is the lowest voltage in a wire (in case we have no negative voltages). The node typically is the cathode node in the segment a and its tensile stress σg is the largest one.
If we further define a virtual voltage that will generate the same stress at the ground node, σg, as
which can be viewed as EM ground voltage. Then according to (7) , the stress at any node with nodal voltage Vi (with respect to ground node), can then be computed as [12] 
This equation shows that the EM-induced stress at any node can be easily determined by the difference between the node voltage and the EM ground voltage for an interconnect tree. Therefore, EM stress determination is simplified to a problem of analyzing the node potentials and combining them with geometric information of the interconnect. Node potentials are readily available after circuit simulation and additional numerical solution is not required.
For EM effects, when the hydrostatic stress (EM-induced stress plus other existing stresses) at a node hits the critical stress, σcrit, then the void starts to be nucleated and the resistance of the wire starts to increase over time, which can be measured experimentally [13, 14] . Assume that initial or residual stress is σinit, which is the same for all the nodes (this may not be true in general, but we have the assumption to simplify our presentation), then we can determine the voltage required for the nucleation to happen as
For a multi-branch wire, when it is stressed only by positive voltages, if Vg < Vcrit, no wire will have EM failure as even the ground node (with the lowest voltage) will not fail in this case. Otherwise, EM failure may happen. For any nodal voltage Vi, one only needs to future check whether
If this condition is meet for all the terminal voltages of the wire, then no EM failures will happen. We note that if a wire fails the immortality check in (15), then more detailed and time dependent stress analysis are required to determine the time to failure or mean time to failure, which still remain a difficult problem for general multi-branch interconnect trees [10] .
Relationship to Blech product
We show that the Blech product essentially is the voltagebased EM assessment for single wire. The proposed VBEM method actually can be viewed as the general extension of this technique to multi-branch interconnect wires.
Specifically, Let L be the length of a single wire and j is the current density of the wire. Starting the steady-state condition of EM stress shown in (3), which is also called Blech condition, if we integrate (3) along the line, we obtain
where, σinit is the residual stress. The maximum tensile stress can be achieved at the cathode end of the wire (x = L).
If the critical stress that the wire can withstand is σcrit, we can define the critical product for EM failure as
which is called Blech product [2] . A wire is EM immortal if it satisfies jL < (jL)crit. As a result, Blech product can help to identify all the immortal wires efficiently. Notice the ρ is the resistivity, ρLj is actually the voltage across the wire, then (17) becomes
where V b crit is actually the critical voltage for this single wire. As we can see that this equation is almost the same as (14) . If the stressing voltage of the wire is larger than this critical voltage, EM failure will happen. As a result, Blech product essentially is the voltage-based EM assessment method for a single wire.
Study of some special cases
In this subsection, we study three multi-branch interconnect structures to illustrate the proposed method. The three structures consist of straight-line 3 terminal wire in Fig. 4 , the T-shaped 4 terminal wire in Fig. 7 and comb structure wire in Fig. 8 . We stress that the proposed method can be applied to any multi-branch tree-structured interconnects.
The straight-line 3 terminal wire
The straight-line 3-terminal wire is shown in Fig. 4 . In this wire, the node 0 is treated as the ground node. Note that current densities in two segments are ja and j b and may not the same which will be determined by the rest of the circuit. Then EM stress equation becomes:
. Passive sink, active sink, passive reservoir and active reservoir configurations, described in [15] , are a usual condition in the common interconnect tree. Fig. 5 and Fig. 6 show the steady-state stress for the cases with passive reservoir (segment a with ja = 0) and passive sink (segment b with j b = 0). Here we define "passive" and "active" represent zero current density and nonzero current density respectively. The analysis will be focusing on mitigating the EM effect in the active segment. It can be observed from Fig. 5 that the passive reservoir (segment a) is characterized with higher stress compared with the active sink (segment b). Thus the void will first nucleate in the reservoir which can relax the EM effect in the sink. On the contrary, as shown in Fig. 6 , the existence of passive sink (segment b) will lead to higher stress in the active reservoir (segment a), which accelerates the void formation thus EM failure in the reservoir. A comparison of the steady-state stress predicted by VBEM with the finite element analysis (COMSOL) simulation in both cases has demonstrated an excellent agreement. 
The T-shaped 4 terminal wire with stub
The structure of the T-shaped 4-terminal wire has been shown in Fig. 7 . In this case, we have three segments which connect through the middle node 1. Current density are ja, j b , and jc on three branches. In this case, we make the branch c, the vertical branch the stub (its current density is set to zero, jc = 0), then the EM stress can also be obtained:
Interconnect examples for EM analysis for T-shaped 4-terminal wire
where Vg = V1A1 + V2A2 + V3A3 2A The stub is acting as a sink when it approaches to anode and servers as a source when it is closer to cathode. The distance between stub and cathode and length of stub itself can be an important situation related to EM stress. As shown in Fig. 1(b) , the when the stub is moved away from the cathode node (node 0), the stress at the cathode is increasing as it allows more atom to migrate to the stubs and thus create more tensile stress at the cathode node. This is a commonly seen structure in interconnect circuit design and EM analysis is necessary. We will discuss the effects of distance between the stub and the cathode as well as the length of the stub on EM stress. So by adjusting the stub location and length, we can actually adjust the stress at the cathode node to fix the EM failures in the physical design.
The interconnect wires with comb structure
Now, we study a more complicated interconnect structure, which is the comb or ladder structure as shown in Fig. 8 .
In this comb-structured interconnect, we have N fingers, in which each finger structure is assumed to be the same. R sh is the sheet resistance of the metal and I is the current along each finger. We assume that node 0 is still the ground node. LB and WB are the length and width respectively for the body structures, LF and WF are the length and width respectively for the fingers. i refers to i-th node on the body and i ′ is the node on the i-th finger. The total area connected to node k, except node N , is A k and total area connected to node k ′ is A k ′ , total area connected to node N is AN , and the total area of the whole 
Note that since the N -th node is only connected with one part of the body structure, a total area connected with node N is different from other nodes. Since current flows in the same direction (which is opposite to the arrows in the figure) , the highest EM tensile stress will be generated at node 0 since it has the lowest potential. Hence, in this case, we only need to check Vg against the critical stress. The potential at each node for V k and V k ′ can be obtained as:
Finally, the EM stress of the comb structure can be obtained as:
As shown in the above equation, three factors, N , LF and LB have a strong influence on stress. Fig. 9 shows how the EM-induced stresses at the node 0 change with the LF and LB. As we can see, LB has much larger impacts on the stress than the LF , which can be used for EM optimization.
Other trends of stress change will be analyzed and discussed in the numerical result section.
NUMERICAL VALIDATION RESULTS AND DISCUSSIONS
In this section, we validate the proposed voltage-based EM (VBEM) immortality check tool against the numerical analysis results. We validate the VBEM method against the results by a finite element analysis (FEA) tool, COM-SOL [16] , based on the dynamic stress evaluations described by Korhonen equation ( (6)). In the following, we list the results for the three structures we discussed.
Straight-line 3-terminal interconnects
The parameters used for the validation cases are summarized in Table 1 and the results of 3-terminal wires are shown in Fig. 10 , which shows the largest tensile stress at the node 0. As demonstrated Fig. 10 , the results of the proposed method agree well with COMSOL results. With the increase of length and current density in the branch b, the EM stress increases. If the current density in branch a decreases, EM stress also decreases.
T-shaped 4-terminal interconnect
We next validate VBEM method on the T-shaped 4-terminal Table. 2 and results of 3-terminal wires are shown in Fig. 11 , which shows the largest tensile stress at the node 0. During the analysis of T-shape, forward and reverse currents are provided in branches a and b. Again, we observe that the obtained results are also very close to COMSOL results and the average error rate is 0.56% while the maximum error is 1.42% in case 2 reverse. Also, it can be seen if the total length of branches a and b increases, the stress increases. Furthermore, the stub can have huge impacts on the stress at the stub (branch c) with zero current density can decrease the stress if it is closer to the cathode, or its length is decreased. Also, if the stub is placed further away from the cathode and its length is longer, the stress increases.
Comb structure interconnects
Now we further validate the proposed VBEM method on the comb structured interconnect. We list the parameters used for different test cases and the predicted stress and error rate in Table. 3. Fig. 12 shows the impact of the number of fingers, N , on the stress at the node 0 for these three cases or configurations. As we can see, with increase in N , the EM stress increases super linearly. Besides, we can observe from Fig. 9 that, increasing LB and LF increases EM-induced stress at node 0. However, the increase in LF only has a small effect on EM stress compared to the increase in LB. Furthermore, the results of VBEM show good agreement with the results obtained from COMSOL. The average error is 0.49% and maximum error is 1.3% in case 3 at N=8.
CONCLUSION
As VLSI technology features are pushed to the limit with every generation and with the introduction of new materials and increased current densities to satisfy the performance demands, EM failure risk is ever-increasing. In this paper, we present a novel and fast EM immortality check for general multi-branch interconnect trees. It can be viewed as the Blech product for multi-branch interconnects for fast check of EM immortality of wires. The new VBEM analysis method is very amenable for EM violation fixing as it brings new design knobs and capability in the physical design stage. The resulting EM risk assessment method can be much easier integrate with the physical design tools. The new voltagebased EM stress estimation method is based on the exact solution of fundamental stress steady-state equations. We show that its solution is consistent with the physics-based dynamic EM stress evaluations from the numerical analysis by COMSOL. This approach eliminates the need for complex look-up tables for different geometries and can be implemented in CAD tools very easily as we demonstrated on real design examples.
